Memory Management

## **Practice Exercises**

- 8.1 Name two differences between logical and physical addresses.
- **8.2** Consider a system in which a program can be separated into two parts: code and data. The CPU knows whether it wants an instruction (instruction fetch) or data (data fetch or store). Therefore, two base–limit register pairs are provided: one for instructions and one for data. The instruction base–limit register pair is automatically read-only, so programs can be shared among different users. Discuss the advantages and disadvantages of this scheme.

СН

TER

- **8.3** Why are page sizes always powers of 2?
- **8.4** Consider a logical address space of eight pages of 1024 words each, mapped onto a physical memory of 32 frames.
  - a. How many bits are there in the logical address?
  - b. How many bits are there in the physical address?
- **8.5** What is the effect of allowing two entries in a page table to point to the same page frame in memory? Explain how this effect could be used to decrease the amount of time needed to copy a large amount of memory from one place to another. What effect would updating some byte on the one page have on the other page?
- **8.6** Describe a mechanism by which one segment could belong to the address space of two different processes.
- **8.7** Sharing segments among processes without requiring the same segment number is possible in a dynamically linked segmentation system.
  - a. Define a system that allows static linking and sharing of segments without requiring that the segment numbers be the same.
  - b. Describe a paging scheme that allows pages to be shared without requiring that the page numbers be the same.

## 16 Chapter 8 Memory Management

- **8.8** In the IBM/370, memory protection is provided through the use of *keys*. A key is a 4-bit quantity. Each 2K block of memory has a key (the storage key) associated with it. The CPU also has a key (the protection key) associated with it. A store operation is allowed only if both keys are equal, or if either is zero. Which of the following memory-management schemes could be used successfully with this hardware?
  - a. Bare machine
  - b. Single-user system
  - c. Multiprogramming with a fixed number of processes
  - d. Multiprogramming with a variable number of processes
  - e. Paging
  - f. Segmentation