

UP2000+ Technical Reference Manual

Part Number: 51-0039-1B

© 2000 Alpha Processor, Inc. All rights reserved.

Part #: 51-0039-1B

Date: 7/24/00

Alpha Processor, Inc.
A Samsung Company
130C Baker Avenue Extension
Concord, MA 01742
Tel: 978.318.1100
Fax: 978.371.3177

Alpha Processor, Inc. reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This document is considered to be preliminary with further revisions and corrections in process. Alpha Processor, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserve the right to make changes at any time, without notice. Alpha Processor, Inc. disclaims responsibility for any consequences resulting from the use of the information included in this publication.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. Alpha Processor, Inc. products are not authorized for use as critical components in life support devices or systems without Alpha Processor, Inc.'s written approval. Alpha Processor, Inc. assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of Alpha Processor, Inc. products except as provided in Alpha Processor, Inc.'s Terms and Conditions of Sale for such products.

Trademarks

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Preliminary Product Information

The information in this publication is preliminary, and is believed to be accurate at the time of publication. API makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice.

51-0039-1B ii

Revision History

Date	Rev	Description
6/22/00	51-0039-1A	UP2000+ Technical Reference Manual first product release. This manual describes the Alpha Processor, Inc. part number UP2000-B1.
7/24/00	51-0039-1B	Add DDR Slot B support.

51-0039-1B iii

Table of Contents

	Revision History	iii
	Table of Contents	iv
	List of Figures	vi
	List of Tables	vii
	List of Tables	VII
	Preface	viii
Chapter 1	Functional Description	1-1
	1.1 System Components	1-1
	1.2 21272 Core Logic Chipset	
	1.2.2 Dchip Functional Overview	
	1.2.3 Pchip Functional Overview	
	1.3 Subsystems	
	1.3.1 Memory Subsystem	
	1.3.2 CPU (Alpha Slot B Module) Interface	
	1.3.3 Clock Subsystem	
	1.3.4 System Bus	
	1.3.5 PCI Interface	1-11
	1.3.6 On-Board I/O	1-12
	1.4 Logic	1-14
	1.4.1 CPU Speed Logic	1-14
	1.4.2 Interrupt Logic	
	1.4.3 SROM Code Access Logic	
	1.4.4 On-board LED Logic	
	1.4.5 Alpha Slot B Connector Logic	
	1.4.6 Reset Logic	
	1.4.7 I^2C Logic	l-22
Chapter 2	Firmware Platform	2-1
	2.1 Supported Firmware	2-1
	2.1.1 OS	2-1
	2.1.2 SROM Code	2-1
	2.1.3 Alpha Diagnostics	2-2
	2.1.4 Alpha SRM Console	2-2
	2.2 Firmware Loading Order	2-3

51-0039-1B iv

Chapter 3	System Memory and Address Mapping 3	-1
	3.1 Memory Subsystem	-1
	3.2 Configuring SDRAM Memory	-2
	3.3 System Address Mapping	-3
	3.3.1 CPU Address Mapping to PCI Space	
	3.3.2 TIGbus Address Mapping	-4
Appendix A	Alpha Slot B Connector Pinouts A	-1
Appendix B	Support, Products and Documentation B	-1
	B.1 Customer Support	-2
	B.2 Supporting Products	-2
	B.3 Alpha Products	-2
	B.4 Documentation	-3
	Index Index	-1
	Publication Evaluation Form Form	-1

51-0039-1B v

List of Figures

Figure:	1-1	UP2000+ Functional Block Diagram 1-2
	1-1	CPU and System Clock Block Diagram 1-7
	1-2	Memory Interface Clock Block Diagram
	1-3	PCI Clock Generation Block Diagram
	1-4	System Bus Block Diagram
	1-5	SCSI Controller Block Diagram
	1-6	CPU Speed Logic
	1-7	Interrupt Logic Block Diagram
	1-8	SROM Code Access Logic
	1-9	LED Locations
	1-10	Alpha Slot B Module Reset Logic
	1-11	System Reset Logic
	1-12	System I^2C Bus Logic
	1-13	Memory I^2C Bus Logic
	3-1	Memory DQM Configuration
	3-2	Gpen4 Register
	3-3	Gpen5 Register
	3-4	Gpen6 Register

51-0039-1B vi

List of Tables

Table:	1-1	SDRAM DIMMs Supported
	1-2	PLL Input Frequency
	1-3	Reference, CPU and PCI Clocks
	1-4	PCI Clock Frequency Multiplier
	1-5	PCI 0 Configuration ID
	1-6	Primary PCI Arbitration
	1-7	PCI 1 Configuration ID
	1-8	Secondary PCI Arbitration
	1-9	On-board I/Os
	1-10	Logical Interrupt Map
	1-11	LED Functions
	1-12	$System\ I^2C\ Address\ Map\ . \ . \ . \ . \ . \ . \ . \ . \ . \ .$
	1-13	$Memory \ I^2C \ Address \ Map $
	3-1	UP2000+ SDRAM Memory Configurations
	3-2	TIGbus Address Mapping
	A-1	Alpha Slot B Connector Pinouts (J22, J23)

51-0039-1B vii

Preface

Overview

This manual describes the Alpha Processor, Inc. UP2000+ product, including the UP2000+ Motherboard used with the Alpha Slot B Module, for computing systems based on Samsung's Alpha 21264 microprocessor and the Compaq 21272 core logic chipset.

Audience

This manual is intended for system designers and others who use the UP2000+ to design or evaluate computer systems based on the Alpha Slot B Module with the 21264 microprocessor and the 21272 core logic chipset.

Scope

This manual describes the functional operation, firmware platform and memory interfaces of the UP2000+. This manual does not include specific details on industry standards (for example, on PCI or ISA bus specifications). Additional information is available in the appropriate vendor and IEEE specifications. See Appendix B for information on how to order related documentation and obtain additional technical support.

Manual Organization

The *UP2000+ Technical Reference Manual* is organized as follows:

- A functional description of the UP2000+ is provided in Chapter 1, "Functional Description." This includes the 21272 core logic chipset and a brief description of its implementation with the 21264 microprocessors.
- Chapter 2, "Firmware Platform," includes a description of the firmware components supported by the UP2000+ and the order in which these components load.
- Chapter 3, "System Memory and Address Mapping," provides a description of the memory subsystem and address mapping for the UP2000+.
- Pinouts for the Alpha Slot B Connectors are provided in Appendix A, "Alpha Slot B Connector Pinouts."

51-0039-1B viii

Appendix B, "Support, Products and Documentation," describes how to obtain technical information and support for the UP2000+, and where to order parts and accessories for the UP2000+. It includes information on how to obtain Alpha Processor, Inc. products and supporting literature.

Conventions and Definitions

This section defines product-specific terminology, abbreviations, and other conventions used throughout this manual.

Typographic Conventions

This manual uses the following type conventions:

- Variable information and document titles appear in *italic* type.
- Text that you type is shown in bold Courier font.
- Type that appears on a screen, such as an example of computer output, is shown in Courier font.
- Two key names joined with a forward slash are simultaneous keystrokes. Press down the first key while you type the second key, as in press Ctrl/S.

Signals and Bits

- Signal Ranges—In a range of signals, the highest and lowest signal numbers are contained in brackets and separated by a colon (for example, D[63:0]).
- Reserved Bits and Signals—Signals or bus bits marked reserved must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by Alpha Processor, Inc. for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes to these registers, it must first read the register and change only the non-reserved bits before writing back to the register.

Data

The following list defines data terminology:

51-0039-1B ix

- Units
 - A word is two bytes (16 bits)
 - A doubleword is four bytes (32 bits)
 - A quadword is eight bytes (64 bits)
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:
 - Kilo—K, as in 4-Kbyte page (2¹⁰)
 - Mega—M, as in 4 Mbits/sec (2^{20})
 - Giga—G, as in 4 Gbytes of memory space (2³⁰)

Acronyms

The following is a list of the acronyms used in this document and their definitions.

Abbreviation	Meaning
BIST	Built-In Self Test
CE	European Conforming
CLI	Command Line Interface
CSR	Control/Status Register
CPU	Central Processing Unit
CUL	Canadian Underwriters Laboratory
DBM	Debug Monitor
DIMM	Dual Inline Memory Module
DMA	Direct Memory Access
DRAM	Direct Random Access Memory
DQM	Data Input/Output Mask
EIDE	Enhanced Integrated Device Electronics
EMI	Electromagnetic Interference
EPLD	Electrically Programmable Logic Device
ESBGA	Enhanced Super Ball Grid Array
FCC	Federal Communications Commission
FDC	Floppy Disk Controller
FDD	Floppy Disk Drive
FID	Frequency Identification
FIFO	First In, First Out

51-0039-1B x

Abbreviation	Meaning
FPGA	Field Programmable Gate Array
HDD	Hard Disk Drive
I^2C	Inter-integrated Circuit
IDE	Integrated Device Electronics
I/O	Input/Output
ISA	Industry Standard Architecture
ISP	In-system Programmability
LED	Light Emitting Diode
LVD	Low Voltage Differential
LVTTL	Low Voltage Transistor-Transistor Logic
NDA	Non-disclosure Agreement
OEM	Original Equipment Manufacturer
OS	Operating System
PAL	Privileged Architecture Library
PCB	Printed Circuit Board
PCI	Peripheral Component Interconnect
PIO	Programmed Input/Output
PLL	Phase Locked Loop
ROM	Read-only Memory
RTC	Real-time Clock
SCSI	Small Computer System Interface
SDRAM	Synchronous Direct Random Access Memory
SE	Single-ended
SPD	Serial Presence Detect
SROM	Serial Read-only Memory
SRAM	Static Random Access Memory
SRM	System Reference Manual
SSRAM	Synchronous SRAM
TIG	TTL Integrated Glue Logic
UL	Underwriters Laboratory
USB	Universal Serial Bus
VRM	Voltage Regulator Module

51-0039-1B xi

Chapter 1 Functional Description

This chapter describes the functional operation of the UP2000+. It introduces the 21272 core logic chipset and briefly describes its implementation with the 21264 microprocessors.

Descriptions are also provided in this chapter of the subsystem structure of the UP2000+, and the logic and firmware used.

1.1 System Components

The UP2000+ is implemented in industry-standard parts and uses one or two 21264 central processing units (CPUs). The functional components of the UP2000+ are shown in block diagram form in Figure 1-1. A detailed description of system components is provided in Chapter 1, "Functional Description"

Note: Refer to the list of Acronyms on page x of the Preface for a definition of terminology used in the block diagram.




Figure 1-1 UP2000+ Functional Block Diagram

1.2 21272 Core Logic Chipset

The UP2000+ uses a Compaq 21272 (Tsunami) chipset to implement a uni-processor or dual-processor system based on the 21264 microprocessor, which is located on the Alpha Slot B Module. The chipset provides a 256-bit memory interface and includes the following three gate arrays:

- Cchip—controls address and commands, and is 432-pin Enhanced Super Ball Grid Array (ESBGA). The Cchip connects to the system interrupts by the TTL Integrated Glue Logic (TIG) block.
- Dchips—four 304-pin ESBGAs control the data path. Dchips provide the data path between the CPU, the memory and the Pchips.
- Pchips—two 304-pin ESBGAs control the PCI interface.

A 32-byte bus from the SDRAM arrays splits into two memory ports at the Dchips.

Refer to Compaq's documentation for a full explanation of the 21272 chipset.

1.2.1 Cchip Functional Overview

The Cchip provides the control interface between the Alpha Slot B Module, containing the 21264 microprocessor, and the UP2000+ Motherboard 21272 chipset. In addition, it provides control for the Dchips, Pchips, memory subsystem and access to the TIG block.

The CPU and the Cchip communicate with each other through the system port. The system port is made up of unidirectional address and command buses. The Cchip system interface logic decodes the system port address for CPU requests to determine what action to take. It also decodes Direct Memory Access (DMA) requests from the Pchips.

The Cchip supports cacheable memory accesses, programmed I/O, interrupts, TIG addresses, and accesses to 21272 control/status register (CSR) space.

1.2.2 Dchip Functional Overview

The Dchips provide the data path from the 21264 to main memory. Four Dchips are used for the interface on the UP2000+ Motherboard. The Dchips contain the CPU, Pchip, and memory interface data paths, which include DMA and Programmed Input/Output (PIO) queues.

The Dchips interface to the CPU using the system data bus (sysdata). The system data bus, between the Dchips and each CPU, passes 128 bits of data (64 bits, or 8 bytes, from each CPU).

There is also a 256-bit, bidirectional memory bus (memdata) between the Dchips and the memory banks. The memory bus connects to banks 0 and 1 (see Figure 1-4).

Dchips interface with each Pchip through the 32-bit PAD bus (PADbus; PADbus0 connects to Pchip 0 and PADbus1 connects to Pchip 1). The PADbus is a 32-bit data bus that allows a Pchip and the Dchips to pass data back and forth.

1.2.3 Pchip Functional Overview

The Pchip is a fully-compliant PCI host bridge between the PCI and the CPU and its cache and memory. Pchip interface protocol is compliant with *PCI Local Bus Specification, Revision 2.1*.

The Pchip contains all control functions of the PCI bridge and some data path functions. It acts as a master on the PCI for CPU-initiated transactions, and is a target on memory space transactions initiated by PCI masters. Two Pchips are used on the UP2000+ Motherboard to provide two 64-bit PCI buses.

1.3 Subsystems

The following paragraphs describe the designs of the UP2000+ functional subsystems.

1.3.1 Memory Subsystem

The UP2000+ Motherboard has eight DIMM sockets arranged in two banks: bank 0 and bank 1. Each bank has four sockets and provides a 256-bit wide data path. DIMMs in the same bank must be the same type, size, and speed; DIMMs in different banks may differ in type, size, and speed. At least one memory bank must be filled for the UP2000+ Motherboard to work.

The UP2000+ supports memory DIMMs such as the sample list described in Table 1-1. This is not a comprehensive list of DIMMs supported. For current information on memory DIMM compatability, refer to the Alpha Processor, Inc. website:

http://www.alpha-processor.com/

Vendor	Size	Vendor Part Number
	64 MB	KMM350S823BT1
	64 MB	KMM377S823BT1
Comanna	128 MB	KMM377S1620BT1
Samsung	256 MB	KMM377S3320T1
	256 MB	KMM377S3323T
	256 MB Stack	KMM377S3227BT1
Viking	128 MB	PE16721R4SN3-2226

Table 1-1 SDRAM DIMMs Supported

1.3.2 CPU (Alpha Slot B Module) Interface

The UP2000+ is designed to interface to one or two Alpha Slot B Modules. Two 330-pin connectors accept two Alpha Slot B Module connections for dual-21264 configuration. The board also works with a single Alpha Slot B Module connected, with the secondary Alpha Slot B Module connector left open.

The Alpha Slot B Connector provides signal pins (154 total), 5 Volt pins (2A), 3.3 Volt pins (8A), 2V_TERM (58A), static RAM (SRAM) power pins (2A), and ground pins (70 total) from the UP2000+ Motherboard. The VRM power source, connected on odd-numbered pins between 145–165, is auto-switched between 12V and 5V.

Alpha Slot B Module interface specifications are as follows:

- Molex part number: 74191-0002
- Designed for signal transmissions with rise and fall times of 0.5 nsec or greater
- Current rating: Signal contact = 1A, Ground contact = 1.5A

1.3.3 Clock Subsystem

The CPU and system clock frequency is decided by the UP2000+ Motherboard's external PLL logic and the CPU internal PLL logic. The external PLL logic provides the reference clock input to the CPU and the 21272 chipset.

All external and internal PLL input parameters are set by TIG Field Programmable Gate Array (FPGA) logic configured by the UP2000+

Motherboard reset logic. This TIG FPGA has an internal PLL look-up table used to set the value of M[6:0] and N[1:0], which are input parameters of external PLL devices, and the value of Y-divider, which is an input parameter of CPU internal PLL logic.

These input values of the external PLL device are set through the TIG FPGA device using Inter-integrated Circuit (I²C) protocol.

Table 1-2 describes how the input parameters of external PLL are set.

Table 1-2 PLL Input Frequency

External PLL Output Freq.	M[6:0] Value	N[1:0] Value
83 MHz	28h	10b
133 MHz	20h	01b
150 MHz	24h	01b
166 MHz	28h	01b

The output frequency of this external PLL device is used as the CPU reference clock and system clock of the UP2000+. The CPU reference clock produces the internal processor clock [GCLK] through internal PLL logic and the Y-divider value, which is multiplied as shown in Table 1-3.

Table 1-3 Reference, CPU and PCI Clocks

Alpha Slot B Module	Used Speed	Y Divider	CLKin	PCI Clock
667 MHz	666 MHz	4	166 MHz	33 MHz
750 MHz	750 MHz	5	150 MHz	30 MHz
833 MHz DDR	833 MHz	5	166 MHz	33 MHz

Note: The Y-divider value is set through IRQ[3:0] input signals and configured by the TIG FPGA internal PLL look-up table.

The CPU and system clock design is shown in block diagram form in Figure 1-1.

51-0039-18




Figure 1-1 CPU and System Clock Block Diagram

The LVE37 clock driver receives PLL clock signals, and performs an x 1 or x $\frac{1}{2}$ operation and sends the output to the LVE222 clock driver (1:15 differential x 1 or x $\frac{1}{2}$). The x 1 clock is sent to LVE222 for the CPU clock and for the forward clock drive for each chipset, and x $\frac{1}{2}$ clock is sent to the other LVE222 for system clock for each chipset.

Memory Interface Clock The low voltage PLL clock driver (MPC951), which received system clock through the clock drive, goes through each DIMM as 1:1 clock output. One clock is used as a feedback clock to reduce the skew.

There are a total of nine clock outputs. Since the 168-pin DIMM used in the UP2000+ is registered (including PLL), only one clock source is needed to do the loading.

Figure 1-2 shows a block diagram of the UP2000+ memory interface clock design.




Figure 1-2 Memory Interface Clock Block Diagram

PCI Clock

The set value of the internal register PCLKX determines which divide ratio the Pchips use for dividing the forward clock signal. Refer to Table 1-4 for a list of the divide ratio values.

Table 1-4 PCI Clock Frequency Multiplier

PCLKX	Forward Clk Divide Ratio
0	6
1	4
2	5

Pchip register PCTL contains PCLKX[41:40], which can be used to configure the PCI clock frequency multiplier.

The PCLKX value is set in the SROM code. The value is used when the SROM code starts initializing the Pchip when the code goes into the Icache (instruction cache) of the CPU.

Refer to Figure 1-3 for a block diagram of the PCI clock design.




Figure 1-3 PCI Clock Generation Block Diagram

1.3.4 System Bus

The clock speed of the bus between the CPU and the chipsets is set up as $83\,\mathrm{MHz}$.

The maximum bandwidth is designed as 2.67 GBytes/second. The bus between CPU and Dchips is designed as a 64-data bit bus, and the bus between Dchips and memory is designed as a 1-bus, 2-bank, and 32-byte bus.

Figure 1-4 shows a block diagram of the system bus design.

51-0039-18




Figure 1-4 System Bus Block Diagram

The UP2000+ has two CPU buses with an 8-byte data width, and one memory bus with a 32-byte data width. This is accomplished by using one Cchip, four Dchips and two Pchips. Each of the synchronous dynamic RAM (SDRAM) banks is split into two memory ports of the Dchips. A cache block is read or written to the memory using two transfers on this bus. Each Dchip supplies two bytes to each installed CPU.

The instantaneous peak data transfer rates between the Dchips and the DRAM bank is 32 Bytes at 83 MHz, which is equal to 2.67 GB/sec. The instantaneous peak transfer rates between the CPUs and Dchips is 8 Bytes at 333 MHz (that is, a 167 MHz, double data rate), which is also equal to 2.67 GB/sec. The interface between Pchips and Dchips is 4 bytes at 83.3 MHz, which results in an instantaneous peak data transfer rate of 333 MB/sec.

1.3.5 PCI Interface

The UP2000+ supports six PCI slots (four 64-bit and two 32-bit) and one shared PCI/ISA slot. The PCI interface has a 33 MHz system clock. The UP2000+ also provides a PCI-to-ISA bridge (CY82C693UB). The on-board AIC-7891 has up to 80 MB/sec data transfer rates and a 64-bit PCI interface.

The primary Pchip is connected to the CY82C693UB PCI/ISA bridge, the Ultra2 SCSI Controller (AIC-7891), two 64-bit PCI slots, and one 32-bit PCI slot.

The secondary Pchip is connected to two 64-bit PCI slots and one 32-bit PCI slots.

Primary PCI Bus

The primary PCI bus (bus 0) has the following interconnections, as described in Table 1-5 and Table 1-6:

- Two 64-bit. 5V PCI slots
- One 32-bit, 5V PCI slot
- One CY82C693UB PCI/ISA bridge interface
- One AIC-7891 Ultra2 SCSI controller interface

Table 1-5 PCI 0 Configuration ID

IDSEL Value	Device
AD16	CY82C693UB
AD17	AIC-7891
AD18	PCI Slot 0 (64-bit)
AD19	PCI Slot 1 (64-bit)
AD20	PCI Slot 2 (32-bit)

Table 1-6 Primary PCI Arbitration

Arbitration Signals	Device Connected
P_REQ0#/P_GNT0#	CY82C693UB
P_REQ1#/P_GNT1#	AIC-7891
P_REQ2#/P_GNT2#	PCI Slot 0
P_REQ3#/P_GNT3#	PCI Slot 1
P_REQ4#/P_GNT4#	PCI Slot 2

51-0039-18

Secondary PCI Bus

The secondary PCI bus (bus 1) has two 64-bit and one 32-bit 5V PCI slots, as described in Table 1-7 and Table 1-8.

Table 1-7 PCI 1 Configuration ID

IDSEL Value	Device
AD18	PCI Slot 3 (64-bit)
AD19	PCI Slot 4 (64-bit)
AD20	PCI Slot 5 (32-bit)

Table 1-8 Secondary PCI Arbitration

Arbitration Signals	Device Connected
P_REQ0#/P_GNT0#	PCI Slot 3
P_REQ1#/P_GNT1#	PCI Slot 4
P_REQ2#/P_GNT2#	PCI Slot 5
P_REQ4#/P_GNT4#	Not Used

1.3.6 On-Board I/O

The on-board I/O provided on the UP2000+ Motherboard are defined in Table 1-9.

Table 1-9 On-board I/Os

I/O Component	Specification	
	• 2.88 MB floppy disk controller	
FDC37C669	• Two Serial ports, NS16C550 compatible	
	One Parallel port	

Table 1-9 On-board I/Os (Continued)

I/O Component	Specification		
	• PCI-to-ISA bridge, <i>PCI Local Bus Specification Revision 2.1</i> compliant		
	• DMA controllers with type A, B, and F support		
	• Interrupt controllers		
	• Timer/counters		
	 Real-time clock with 256 bytes of battery- backed SRAM 		
CY82C693UB	 Dual-channel, EIDE controller with PCI bus mastering, CD-ROM support, PIO modes 0 through 4 operation, and single-word and multi-word DMA modes 0 through 2 		
	Keyboard and mouse controller		
	 PCI-ISA/ISA-PCI/IDE-PCI/PCI-IDE post writing 		
	• USB controller		
	• Two USB ports		
AIC-7891 (SCSI Controller)	• Supports Ultra2 LVD devices with 80 Mbyte/sec data transfer rate in 16-bit mode or 40 MByte/sec in 8-bit mode.		
	• Supports Ultra-wide Single-ended SCSI devices with an additional driver IC, AIC-386		
	• 512-byte data First In, First Out (FIFO) buffer for efficient PCI bus utilization		
	PCI-tagged command queuing allows changes in the order of SCSI command execution		
	• Connection for up to 15 SCSI devices on 12 meter cable		

Refer to Figure 1-5 for a block diagram of the SCSI controller design.




Figure 1-5 SCSI Controller Block Diagram

1.4 Logic

1.4.1 CPU Speed Logic

The CPU speed is set by the Y-divider value sent on the initial IRQH signal input through the interrupt bus. CPU speed is determined by the FID value from the Alpha Slot B Module.

Note: The UP2000+ only supports the use of the same speed CPUs on both processors.

A diagram of the CPU speed logic is shown in Figure 1-6.




Figure 1-6 CPU Speed Logic

1.4.2 Interrupt Logic

The TIG FPGA decoder divides a total of 64 interrupt sources by eight, then transfers them through the TIGbus.

The UP2000+ receives the thermal sensor interrupt signal I2C_INTR_L from each Alpha Slot B Connector, and uses a flip-flop design to support the interrupt even if only one interrupt is received.

The UP2000+ was designed to support only one on-board SCSI controller interrupt. It uses the AIC-7891, which supports one LVD port, and the AIC3860, which supports one single-ended port.

A block diagram of the interrupt logic design is shown in Figure 1-7. Table 1-10 provides a map of the UP2000+ logical interrupts.




Figure 1-7 Interrupt Logic Block Diagram

Table 1-10 Logical Interrupt Map

INT_EN	Interrupt Level	Signal Name	
	16	Reserved	
	17	I2C_INT I2C Controller (PCF8584)	
	18	Reserved	
INT_EN0	19	PCI0_IRQ_ADPTA	
	20	PCI0_INTD2	
	21	PCI0_INTC2	
	22	PCI0_INTB2	
	23	PCI0_INTA2	

Table 1-10 Logical Interrupt Map (Continued)

INT_EN	Interrupt Level	Signal Name
	24	PCI0_INTD1
	25	PCI0_INTC1
	26	PCI0_INTB1
INT_EN1	27	PCI0_INTA1
IINI_EINI	28	PCI0_INTD0
	29	PCI0_INTC0
	30	PCI0_INTB0
	31	PCI0_INTA0
	32	PCF85741 (Secondary)
	33	PCF85740 (Primary)
	34	ADM92401 (Secondary)
INT_EN2	35	ADM92400 (Primary)
IINI_LINZ	36	PCI1_INTD2
	37	PCI1_INTC2
	38	PCI1_INTB2
	39	PCI1_INTA2
	40	PCI1_INTD0
	41	PCI1_INTC0
	42	PCI1_INTB0
INT_EN3	43	PCI1_INTA0
IINI_EINS	44	PCI1_INTD1
	45	PCI1_INTC1
	46	PCI1_INTB1
	47	PCI1_INTA1
	48	Reserved
	49	Reserved
	50	THERM_WARN (Alpha Slot B Module Thermal Interrupts)
INT_EN4	51	Reserved
	52	Reserved
	53	CYP_NMI
	54	SMI_INT
	55	ISA_INT

INT_EN	Interrupt Level	Signal Name	
	56	Reserved	
	57	Reserved	
INT_EN5	58	Reserved	
	59	Reserved	
	60	Reserved	
	61	PCI1_ERROR	
	62	PCI0_ERROR	
63		Reserved	

Table 1-10 Logical Interrupt Map (Continued)

1.4.3 SROM Code Access Logic

Reset EPLD supplies the SROM code data to initialize the CPUs at reset. The FID value from the Alpha Slot B Module determines the appropriate flash select value. This flash select value determines which of the eight SROM code images stored in flash ROM is sent to the CPU. The CPU holds the SROM code output enable signal until the data load is complete.

Reset EPLD performs the following steps to load each CPU:

- 1. Dcok_A_H becomes active with Power_on_reset.
- 2. After Dcok_A_H is input, CPU0 holds about 8 GCLK cycles and the real EV6CLK x cycle occurs.
- 3. The Reset EPLD receives Mod_reset, then sends Real_reset_A_L to the CPU.
- 4. The CPU0 which receives Real_reset_A_L finishes the PLL setting and enables Srom En_A_L.
- 5. The Reset EPLD which receives Srom_En_A_L checks whether CPU1 is present.
 - If one CPU is used (CPU0 only):
 - a. Reset EPLD bypasses Srom_En_A_L and sends the signal to the Cchip.
 - b. When the Cchip receives this signal, it enables ClkFwdRst_H.
 - c. The CPU which received ClkFwdRst_H performs Built-in Self Test (BIST), and loads SROM_Data into the CPU Icache.
 - d. After loading SROM_Data, the CPU deasserts Srom_En_L.
 - e. The Cchip checks this signal, and finishes it by deasserting ClkFwdRst_H.
 - If two CPUs are used (CPU0 and CPU1):
 - a. After Srom_En_A_L is input, SROM_Data finishes loading into

- the Icache of CPU0, and Srom_En_A_L is deasserted. This Srom_En_A_L signal is latched so that the enabled signal goes into the Cchip.
- b. When Srom_En_A_L is deasserted in the Reset EPLD internally, it enables Dcok_B_H and Real_reset_B_L.
- c. When Srom_En_B_L goes into Reset EPLD after being enabled, the Reset EPLD bypasses the signal and sends it to the Cchip.
- d. At this time, Reset EPLD deasserts the Real_reset_B_L which is latched. This causes both CPUs to enter RUN mode (that is, the execution of SROM code data) at the same time by receiving ClkFwdRst_H from the Cchip.

In other words, Reset EPLD receives Srom_En_L of the primary Alpha Slot B Module and maintains the signal low until the SROM code data gets loaded into the Icache of the secondary Alpha Slot B Module. After SROM code data is finished loading by both Alpha Slot B Modules, Srom_En_L is deasserted in both Alpha Slot B Modules at the same time to initialize the CPUs.

Reset EPLD is an ALTERA EPM7256A, 144-Pin ISP type component. Input Clock uses the CY2081 output clock of 14.318 MHz.

Figure 1-8 provides a diagram of the SROM code access logic design used in the UP2000+.




Figure 1-8 SROM Code Access Logic

1.4.4 On-board LED Logic

Six LEDs are used to indicate the status of the SROM_CLK, DC_OK, and 2V PWRGOOD signals on both the primary and secondary Alpha Slot B

Modules. One LED is used to indicate that the power supply is functioning correctly.

Figure 1-9 provides a diagram of the LED locations. All seven LEDs are located on the front edge of the UP2000+ Motherboard, to the left of the secondary Alpha Slot B Module. Table 1-11 describes the LED functions.




Figure 1-9 LED Locations

Table 1-11 LED Functions

LED	Function
D4	PSU Power Good
D6	Secondary Alpha Slot B Module DC_OK
D 7	Secondary Alpha Slot B Module SROM_CLK
D8	Secondary Alpha Slot B Module PWRGOOD
D9	Primary Alpha Slot B Module DC_OK
D10	Primary Alpha Slot B Module SROM_CLK
D11	Primary Alpha Slot B Module PWRGOOD

1.4.5 Alpha Slot B Connector Logic

Both Alpha Slot B Connectors use a 330-pin Molex connector, designed to support 12V and 5V. The primary Alpha Slot B Connector is hardwired with 12V and the secondary Alpha Slot B Connector is hardwired with 5V.

1.4.6 Reset Logic

The UP2000+ reset logic starts from the Power OK signal of the power supply. The processor reset starts from the Alpha Slot B Module reset FPGA logic. System reset and peripheral I/O reset signals are derived from the Cchip as shown in Figures 1-10 and 1-11.




Figure 1-10 Alpha Slot B Module Reset Logic




Figure 1-11 System Reset Logic

1.4.7 I^2C Logic

System I²C Bus

The I^2C controller (PCF8584) changes serial I^2C data from the Alpha Slot B Modules to parallel signals, then sends them to the PCI/ISA bridge interface. This represents the system I^2C logic bus. Table 1-12 shows the address mapping of the PCF8582C I^2C EPROM and the LM75CIM3 thermal sensor. Figure 1-12 provides a diagram of the system I^2C bus logic used in the UP2000+.

Component	Primary Alpha Slot B Module	Secondary Alpha Slot B Module	On-board
PIO PCF8582C	1010010	1010110	1010001
PIO LM75CIM3 thermal sensor	1001010	1001110	
ADM9240 0 (Primary)			0101100
ADM9240 1 (Secondary)			0101101
PCF8574AT 0 (Primary)			0100000
PCF8574AT 1 (Secondary)			0100001

Table 1-12 System I²C Address Map




Figure 1-12 System I²C Bus Logic

Memory I²C Bus

The UP2000+ also supports the memory DIMM I^2C data from the I^2C controller in the PCI/ISA bridge interface, which is represented as the memory I^2C logic bus. Table 1-13 shows the address mapping of the

SDRAM SPD EEPROM. Figure 1-13 provides a diagram of the memory $\rm I^2C$ bus logic used in the UP2000+.

Table 1-13	Memory I ² C Addres	s Map
-------------------	--------------------------------	-------

Component	omponent Memory Bank 0 Mem	
	1010000—DIMM 0	1010100—DIMM 4
SDRAM SPD	1010001—DIMM 1	1010101—DIMM 5
EEPROMs	1010010—DIMM 2	1010110—DIMM 6
	1010011—DIMM 3	1010111—DIMM 7




Figure 1-13 Memory I²C Bus Logic

Chapter 2 Firmware Platform

This chapter describes the UP2000+ target operating system (OS), and the SROM code, Alpha Diagnostics, and Alpha SRM console firmware. A description is included of the order in which firmware loads.

2.1 Supported Firmware

The UP2000+ supports the following firmware versions:

- SROM code—version 1.9.3 or higher
- Alpha Diagnostics—version 1.1 or higher
- Alpha SRM Console—version A5.5-82 or higher

2.1.1 OS

The UP2000+ supports Linux kernels 2.2.14 or higher.

Note: Refer to product support at the Alpha Processor, Inc. website for current information on specific distributors and OS versions supported by the UP2000+.

2.1.2 SROM Code

When the UP2000+ is turned on or reset, SROM code automatically loads into Icache in the CPU. This SROM code performs the following:

- 1. Initialize CPU.
- 2. Initialize CSR values—memory timing, Cchip, Dchip, and Pchip values.
- 3. Detect configuration jumpers, CPU configuration setting, and memory.
- 4. Initialize Bcache and set core logic chipset CSRs according to configuration.

Note: In the 21272 chipset, there are 23 CSRs for the Cchip, 4 CSRs for the Dchips, and 48 CSRs for the Pchips.

- 5. Initialize system memory.
- 6. Detect CPU speed by polling of Periodic Interrupt Flag in the RTC.
- 7. Load the next level of firmware and pass control to that code. (See section 2.2, "Firmware Loading Order.")

Each Alpha Slot B Module requires a specific SROM code image, depending on the CPU speed. CPU speed is supplied by the FID value

determined by the Alpha Slot B Module.

Note: If you use two Alpha Slot B Modules, both modules must use the same CPU speed. This means that both Alpha Slot B Modules also use the same SROM code.

2.1.3 Alpha Diagnostics

The Alpha Diagnostics firmware is used internally by Alpha Processor, Inc. for diagnostic purposes.

Native mode diagnostics depends on various system components to be functioning correctly. When SROM code determines that the UP2000+ is capable of supporting the higher level environment, it fetches this image from the firmware and transfers control to it.

An Alpha Slot B Module using an 21264 processor implements a serial communications link directly connected to the processor. This link, called the Debug Port, can be used for reporting and interacting in the earliest stages of system initialization, after execution passes from PAL mode. It is accessed through J43 (primary) or J42 (secondary) on the UP2000+ Motherboard (see the *UP2000+ User Manual*, P/N 51-0042).

The Alpha Diagnostics firmware includes the following tests:

- Interrupt handling—Raise interrupts with a known response
- UP2000+ Motherboard components—chipset, Flash ROM integrity, on-board devices
- Memory—stress test
- ISA cards
- PCI bus—Initialization, stressing and interrupts
- SM timer support and EEPROMs
- FDD and IDE disks—DMA

If the Alpha Diagnostics detects a working keyboard and video console, it displays a graphical interface containing a menu of diagnostics. This is the console interface to the Alpha Diagnostics. If the Alpha Diagnostics does not detect a video console, the Alpha Diagnostics uses the Debug Port interface.

2.1.4 Alpha SRM Console

The Alpha SRM Console firmware provides service functions commonly provided in most computers systems, including the following:

- Power-up diagnostics and initialization
- Operator interface

OS bootstrap and restart

Alpha SRM Console firmware provides SRM support for Linux and for booting the firmware update image.

Users (operators) communicate with the SRM Console through a system console device. SRM Console firmware supports the use of either of the following:

- VT-style terminal attached to the standard serial port
- Standard VGA monitor and keyboard

SRM Console firmware provides a command line interface (CLI), or command shell. It supports both a scripting facility and one of two shells. The shell is either a simple shell for single-command line execution, or a UNIX-style shell (a subset of a Bourne shell) providing a rich set of commands and operators.

2.2 Firmware Loading Order

UP2000+ firmware loads in the following order:

- 1. Load SROM code firmware.
 - If system firmware is corrupted, load Alpha Diagnostics. See the *UP2000+ User Manual*, P/N 51-0042, for information on Alpha Diagnostics.
 - When SROM code firmware is loaded, go to step 2.
- 2. Check for configuration to enable Alpha Diagnostics.
 - If enabled, load Alpha Diagnostics. See the UP2000+ User Manual, P/N 51-0042, for information on Alpha Diagnostics.
 - If Alpha Diagnostics is not enabled, go to step 3.
- 3. Load Alpha SRM console.

SRM loads and runs the Linux kernel and its PALcode.

Chapter 3 System Memory and Address Mapping

The following sections describe the UP2000+ system memory, and includes a list of valid memory configurations. Mapping information for system addresses is also provided.

3.1 Memory Subsystem

The UP2000+ has eight DIMM sockets arranged in two banks: bank 0 and bank 1. Each bank has four sockets and provides a 256-bit wide data path.

The minimum memory size is 256 MB (four 64 MB DIMMs), and the maximum size is 2 GB (eight 256 MB DIMMs). When the system clock is 83.3 MHz, the maximum bandwidth becomes 2.67 GB/sec. System firmware automatically detects memory type and size.

The UP2000+ supports the following:

- 168-pin, 100 MHz SDRAM, PLL or registered SPD DIMMs
- LVTTL-compatible inputs and outputs
- 3.3V +- 0.3V power supply

Each 168-pin DIMM should have eight Data Input/Output Mast (DQM) signals for each DIMM. Because there is no guarantee of all 32 loadings with DQM from the Cchip, Alpha Processor, Inc. uses a 200 psec Quick switch, part number PI3B3244, as shown in Figure 3-1.

Note: DIMMs installed in one memory bank must be of the same type, size and speed. DIMMs installed in different memory banks may differ between banks, but not within a bank.




Figure 3-1 Memory DQM Configuration

3.2 Configuring SDRAM Memory

The UP2000+ supports memory sizes from 256 MB to 2 GB. Table 3-1 lists some of the SDRAM memory configurations available. Any combination of DIMMs that meet the 21272 configuration rules are supported by the 21272 chipset.

For a list of vendors who supply components and accessories for the UP2000+, see Appendix B.

Total Memory Bank 0 Bank 1 256 MB 64 MB x 4 512 MB 128 MB x 4 64 MB x 4 64 MB x 4 768 MB 128 MB x 4 64 MB x 4 1 GB 256 MB x 4 128 MB x 4 128 MB x 4 1.5 GB 256 MB x 4 128 MB x 4 2 GB 256 MB x 4 256 MB x 4

Table 3-1 UP2000+ SDRAM Memory Configurations

3.3 System Address Mapping

This section describes the mapping of the processor physical address space into memory and I/O space addresses. It also includes the translations of the processor-initiated address into a PCI address, and PCI-initiated addresses into physical memory addresses.

3.3.1 CPU Address Mapping to PCI Space

The physical system data bus address space is composed of the following:

- Memory address space
- Local I/O space for registers in the Cchip, Dchips, and Pchips)
- PCI space

The PCI defines four physical address spaces, as follows:

- PCI memory space (for memory residing on the PCI)
- PCI I/O space
- PCI configuration space
- PCI interrupt acknowledge cycles/PCI special cycles

Refer to Compaq's functional specification for the 21272 core logic chipset for details on the PCI space mapping.

3.3.2 TIGbus Address Mapping

Table 3-2 provide the address map for the TIGbus. J29, the configuration jumper, provides inputs to the TIGbus and Gpen registers.

Table 3-2 TIGbus Address Mapping

Capbus [23:21]	Physical Address 1	Access	Function	Comment
000	801 00xx xxx0	RW	Flash ROM address space	
001	801 08xx xxx0	RO	Gpen_0 Array0_PD[7:0]	Reserved
010	801 10xx xxx0	RO	Gpen_1 Array1_PD[7:0]	Reserved
011	801 18xx xxx0	RO	Gpen_2 Array2_PD[7:0]	Reserved
100	801 20xx xxx0	RO	Gpen_3 Array3_PD[7:0]	Reserved
101	801 28xx xxx0	RO	Gpen_4 Con_bit[7:0]	General configuration register. See Figure 3-2.
	801 30xx x000	RO	Gpen_5 CPU0_config[7:0]	CPU0 configuration register. See Figure 3-2.
	801 30xx x040	RW	Flash write enable[0]	Writing a 1 to this location enables flash writes
	801 30xx xA00	RW		Reserved
110	801 30xx xA40	RW		Reserved
	801 30xx x3C0	RW	CPU[1:0] HaltA	Writing a 1 to either bit will halt the specified CPU.
	801 30xx x5C0	RW	CPU[1:0] HaltB	Writing a 1 to either bit halts the specified CPU.
	801 38xx x000	RO	Gpen_6 CPU1_config[7:0]	CPU1 configuration register. See Figure 3-2.
	801 38xx x040	RAZ	PCI_0_ok[0]	Reserved
	801 38xx x080	WO	PCI_1_ok[0]	PCI0 self-test register
	801 38xx x0C0	WO		PCI1 self-test register
111	801 38xx x100	RW	Soft_reset[0]	To set a hardware reset for a short period of time, first write a 0, then write a 1 to this location.
	801 38xx x140	RO	Tig_rev[7:0]	Bits [7:5] specify the major revision (corresponding to the board revision), [4:0] specify the minor revision.
	801 38xx x180	RO	Arbiter_rev[7:0]	Bits [7:5] specify the major
	801 38xx x1C0	RW	Feature_mask[7:0]	Reserved

The Gpen4 register, shown in Figure 3-2, reflects the settings of the UP2000+ Motherboard's configuration jumper, J29.




Figure 3-2 Gpen4 Register

The Gpen5 register, shown in Figure 3-3, reflects the settings of the primary Alpha Slot B Module.




Figure 3-3 Gpen5 Register

The Gpen6 register, shown in Figure 3-4, reflects the settings of the secondary Alpha Slot B Module.




Figure 3-4 Gpen6 Register

Appendix A

Alpha Slot B

Connector

Pinouts

Table A-1 describes the pinouts of the Alpha Slot B Connectors J22 and J23, which are standard Molex 74191-0002 parts.

Table A-1 Alpha Slot B Connector Pinouts (J22, J23)

Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A1	VTERM	VTERM	VTERM	VTERM	B1
A2	CONNECT	CONNECT	RESET_L	RESET_L	B2
A3	GND	GND	GND	GND	B3
A4	SysDataInClk_L_0	SysDataInClk_L_0	SysDataOutClk_L_0	SysDataOutClk_L_0	B4
A5	VTERM	VTERM	VTERM	VTERM	B5
A6	SysData_L_0	SysData_L_0	SysCheck_L_0	SysCheck_L_0	B6
A7	GND	GND	GND	GND	B 7
A8	SysData_L_2	SysData_L_2	SysData_L_1	SysData_L_1	B8
A9	VTERM	VTERM	VTERM	VTERM	B9
A10	SysData_L_4	SysData_L_4	SysData_L_3	SysData_L_3	B10
A11	GND	GND	GND	GND	B11
A12	SysData_L_6	SysData_L_6	SysData_L_5	SysData_L_5	B12
A13	VTERM	VTERM	VTERM	VTERM	B13
A14	SysCheck_L_1	SysCheck_L_1	SysData_L_7	SysData_L_7	B14
A15	GND	GND	GND	GND	B15
A16	SysDataInClk_L_1	SysDataInClk_L_1	SysDataOutClk_L_1	SysDataOutClk_L_1	B16
A17	VTERM	VTERM	VTERM	VTERM	B17
A18	SysData_L_9	SysData_L_9	SysData_L_8	SysData_L_8	B18
A19	GND	GND	GND	GND	B19
A20	SysData_L_11	SysData_L_11	SysData_L_10	SysData_L_10	B20
A21	VTERM	VTERM	VTERM	VTERM	B21
A22	SysData_L_13	SysData_L_13	SysData_L_12	SysData_L_12	B22
A23	GND	GND	GND	GND	B23
A24	SysData_L_15	SysData_L_15	SysData_L_14	SysData_L_14	B24
A25	VTERM	VTERM	VTERM	VTERM	B25
A26	SysDataInClk_L_2	SysDataInClk_L_2	SysDataOutClk_L_2	SysDataOutClk_L_2	B26
A27	GND	GND	GND	GND	B27
A28	SysData_L_16	SysData_L_16	SysCheck_L_2	SysCheck_L_2	B28
A29	VTERM	VTERM	VTERM	VTERM	B29
A30	SysData_L_18	SysData_L_18	SysData_L_17	SysData_L_17	B30

Table A-1 Alpha Slot B Connector Pinouts (J22, J23) (Continued)

Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A31	GND	GND	GND	GND	B31
A32	SysData_L_20	SysData_L_20	SysData_L_19	SysData_L_19	B32
A33	VTERM	VTERM	VTERM	VTERM	B33
A34	SysData_L_22	SysData_L_22	SysData_L_21	SysData_L_21	B34
A35	GND	GND	GND	GND	B35
A36	SysCheck_L_3	SysCheck_L_3	SysData_L_23	SysData_L_23	B36
A37	VTERM	VTERM	VTERM	VTERM	B37
A38	SysDataInClk_L_3	SysDataInClk_L_3	SysDataOutClk_L_3	SysDataOutClk_L_3	B38
A39	GND	GND	GND	GND	B39
A40	SysData_L_25	SysData_L_25	SysData_L_24	SysData_L_24	B40
A41	VTERM	VTERM	VTERM	VTERM	B41
A42	SysData_L_27	SysData_L_27	SysData_L_26	SysData_L_26	B42
A43	GND	GND	GND	GND	B43
A44	SysData_L_29	SysData_L_29	SysData_L_28	SysData_L_28	B44
A45	VTERM	VTERM	VTERM	VTERM	B45
A46	SysData_L_31	SysData_L_31	SysData_L_30	SysData_L_30	B46
A47	GND	GND	GND	GND	B47
A48	ClkIn_H	ClkIn_H	ClkIn_L	ClkIn_L	B48
A49	VTERM	VTERM	VTERM	VTERM	B49
A50	FrameClk_H	FrameClk_H	FrameClk_L	FrameClk_L	B50
A51	GND	GND	GND	GND	B51
A52	SysDataInValid_L	SysDataInValid_L	SysDataOutValid_L	SysDataOutValid_L	B52
A53	VTERM	VTERM	VTERM	VTERM	B53
A54	SysFillValid_L	SysFillValid_L	ClkFwdRst_H	ClkFwdRst_H	B54
A55	GND	GND	GND	GND	B55
A56	PWROK	PWROK	PROCRDY_Srom_OE_L	PROCRDY/Srom_OE_L	B56
A57	VTERM	VTERM	VTERM	VTERM	B57
A58	SysAddIn_L_14	SysAddIn_L_14	SysAddIn_L_13	SysAddIn_L_13	B58
A59	GND	GND	GND	GND	B59
A60	SysAddIn_L_12	SysAddIn_L_12	SysAddIn_L_11	SysAddIn_L_11	B60
A61	VTERM	VTERM	VTERM	VTERM	B61
A62	SysAddIn_L_10	SysAddIn_L_10	SysAddIn_L_9	SysAddIn_L_9	B62
A63	GND	GND	GND	GND	B63

Table A-1 Alpha Slot B Connector Pinouts (J22, J23) (Continued)

Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A64	SysAddIn_L_8	SysAddIn_L_8	SysAddIn_L_7	SysAddIn_L_7	B64
A65	VTERM	VTERM	VTERM	VTERM	B65
A66	SysAddInClk_L	SysAddInClk_L	SysAddIn_L_6	SysAddIn_L_6	B66
A67	GND	GND	GND	GND	B67
A68	SysAddIn_L_5	SysAddIn_L_5	SysAddIn_L_4	SysAddIn_L_4	B68
A69	VTERM	VTERM	VTERM	VTERM	B69
A70	SysAddIn_L_3	SysAddIn_L_3	SysAddIn_L_2	SysAddIn_L_2	B70
A71	GND	GND	GND	GND	B71
A72	SysAddIn_L_1	SysAddIn_L_1	SysAddIn_L_0	SysAddIn_L_0	B72
A73	VTERM	VTERM	VTERM	VTERM	B73
A74	SysAddOut_L_14	SysAddOut_L_14	SysAddOut_L_13	SysAddOut_L_13	B74
A75	GND	GND	GND	GND	B75
A76	SysAddOut_L_12	SysAddOut_L_12	SysAddOut_L_11	SysAddOut_L_11	B76
A77	VTERM	VTERM	VTERM	VTERM	B77
A78	SysAddOut_L_10	SysAddOut_L_10	SysAddOut_L_9	SysAddOut_L_9	B78
A79	GND	GND	GND	GND	B79
A80	SysAddOut_L_8	SysAddOut_L_8	SysAddOut_L_7	SysAddOut_L_7	B80
A81	VTERM	VTERM	VTERM	VTERM	B81
A82	SysAddOutClk_L	SysAddOutClk_L	SysAddOut_L_6	SysAddOut_L_6	B82
A83	GND	GND	GND	GND	B83
A84	SysAddOut_L_5	SysAddOut_L_5	SysAddOut_L_4	SysAddOut_L_4	B84
A85	VTERM	VTERM	VTERM	VTERM	B85
A86	SysAddOut_L_3	SysAddOut_L_3	SysAddOut_L_2	SysAddOut_L_2	B86
A87	GND	GND	GND	GND	B87
A88	SysAddOut_L_1	SysAddOut_L_1	SysAddOut_L_0	SysAddOut_L_0	B88
A89	VTERM	VTERM	VTERM	VTERM	B89
A90	SysData_L_63	SysData_L_63	SysData_L_62	SysData_L_62	B90
A91	GND	GND	GND	GND	B91
A92	SysData_L_61	SysData_L_61	SysData_L_60	SysData_L_60	B92
A93	VTERM	VTERM	VTERM	VTERM	B93
A94	SysData_L_59	SysData_L_59	SysData_L_58	SysData_L_58	B94
A95	GND	GND	GND	GND	B95
A96	SysData_L_57	SysData_L_57	SysData_L_56	SysData_L_56	B96

Table A-1 Alpha Slot B Connector Pinouts (J22, J23) (Continued)

	<u>-</u>			•	
Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A97	VTERM	VTERM	VTERM	VTERM	B97
A98	SysDataInClk_L_7	SysDataInClk_L_7	SysDataOutClk_L_7	SysDataOutClk_L_7	B98
A99	GND	GND	GND	GND	B99
A100	SysCheck_L_7	SysCheck_L_7	SysData_L_55	SysData_L_55	B100
A101	VTERM	VTERM	VTERM	VTERM	B101
A102	SysData_L_54	SysData_L_54	SysData_L_53	SysData_L_53	B102
A103	GND	GND	GND	GND	B103
A104	SysData_L_52	SysData_L_52	SysData_L_51	SysData_L_51	B104
A105	VTERM	VTERM	VTERM	VTERM	B105
A106	SysData_L_50	SysData_L_50	SysData_L_49	SysData_L_49	B106
A107	GND	GND	GND	GND	B107
A108	SysData_L_48	SysData_L_48	SysCheck_L_6	SysCheck_L_6	B108
A109	VTERM	VTERM	VTERM	VTERM	B109
A110	SysDataInClk_L_6	SysDataInClk_L_6	SysDataOutClk_L_6	SysDataOutClk_L_6	B110
A111	GND	GND	GND	GND	B111
A112	SysData_L_47	SysData_L_47	SysData_L_46	SysData_L_46	B112
A113	VTERM	VTERM	VTERM	VTERM	B113
A114	SysData_L_45	SysData_L_45	SysData_L_44	SysData_L_44	B114
A115	GND	GND	GND	GND	B115
A116	SysData_L_43	SysData_L_43	SysData_L_42	SysData_L_42	B116
A117	VCC_CORE	VCC_CORE	VCC_CORE	VCC_CORE	B117
A118	SramPowerLevel	SramPowerLevel	Core_PowerGood	Core_PowerGood	B118
A119	GND	GND	GND	GND	B119
A120	SysData_L_41	SysData_L_41	SysData_L_40	SysData_L_40	B120
A121	VCC	VCC	VCC	VCC	B121
A122	SysDataInClk_L_5	SysDataInClk_L_5	SysDataOutClk_L_5	SysDataOutClk_L_5	B122
A123	GND	GND	GND	GND	B123
A124	SysCheck_L_5	SysCheck_L_5	SysData_L_39	SysData_L_39	B124
A125	VCC_SRAM	VCC_SRAM	VCC_SRAM	VCC_SRAM	B125
A126	SysData_L_38	SysData_L_38	SysData_L_37	SysData_L_37	B126
A127	GND	GND	GND	GND	B127
A128	SysData_L_36	SysData_L_36	SysData_L_35	SysData_L_35	B128
A129	V33	V33	V33	V33	B129

Table A-1 Alpha Slot B Connector Pinouts (J22, J23) (Continued)

Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A130	SysData_L_34	SysData_L_34	SysData_L_33	SysData_L_33	B130
A131	GND	GND	GND	GND	B131
A132	SysData_L_32	SysData_L_32	SysCheck_L_4	SysCheck_L_4	B132
A133	V33	V33	V33	V33	B133
A134	SysDataInClk_L_4	SysDataInClk_L_4	SysDataOutClk_L_4	SysDataOutClk_L_4	B134
A135	GND	GND	GND	GND	B135
A136	SromClk_H	SromClk_H	SromData_H	SromData_H	B136
A137	V33	V33	V33	V33	B137
A138	SRAM_ZZ	SRAM_ZZ	CORE_PWREN	CORE_PWREN	B138
A139	GND	GND	GND	GND	B139
A140	FIDSEL_L_0	FIDSEL_L_0	FIDSEL_L_1	FIDSEL_L_1	B140
A141	V33	V33	V33	V33	B141
A142	APIC_CLK	APIC_CLK	APIC_DATA_0	APIC_DATA_0	B142
A143	VP12	VP12	VP12	VP12	B143
A144	APIC_DATA_1	APIC_DATA_1	FERR	FERR	B144
A145	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B145
A146	ALPHA_H/K7_L	ALPHA_H/K7_L	CPU_Present	CPU_Present	B146
A147	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B147
A148	FID_0	FID_0	FID_1	FID_1	B148
A149	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B149
A150	FID_2	FID_2	FID_3	FID_3	B150
A151	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B151
A152	I2C_ADDR_0	I2C_ADDR_0	I2C_ADDR_1	I2C_ADDR_1	B152
A153	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B153
A154	I2C_ADDR_2	I2C_ADDR_2	I2C_INTR_L	I2C_INTR_L	B154
A155	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B155
A156	I2C_SCLK	I2C_SCLK	I2C_SDA	I2C_SDA	B156
A157	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B157
A158	INIT_L	INIT_L	IGNNE_L	IGNNE_L	B158
A159	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B159

Table A-1 Alpha Slot B Connector Pinouts (J22, J23) (Continued)

Pin	Signal (5V, Secondary)	Signal (12V, Primary)	Signal (5V, Secondary)	Signal (12V, Primary)	Pin
A160	IRQ_H_0/NMI	IRQ_H_0/NMI	IRQ_H_1/INTR	IRQ_H_1/INTR	B160
A161	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B161
A162	IRQ_H_2/SMI_L	IRQ_H_2/SMI_L	IRQ_H_3/STPCLK_L	IRQ_H_3/STPCLK_L	B162
A163	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B163
A164	IRQ_H_4/SCIINT_L	IRQ_H_4/SCIINT_L	IRQ_H_5/A20M_L	$IRQ_H_5/A20M_L$	B164
A165	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	VRM_SOURCE_POWER (5V)	VRM_SOURCE_POWER (12V)	B165

Appendix B

Support,

Products and

Documentation

B.1 Customer Support

Alpha Processor, Inc. provides assistance for their products on their web page at www.alpha-processor.com.

Alpha Original Equipment Manufacturers (OEMs) provide the following web page resources for customer support:

URL	Description	
http://www.compaq.com	Contains links for the 21272 chipset.	
http://www.samsungsemi.com	Contains links for the 21264 CPU.	

B.2 Supporting Products

Alpha Processor, Inc. maintains a Hardware Compatibility List on their website for components and accessories that are not included with the UP2000+. Compatibility for items such as memory, power supplies, and enclosure are listed.

Point your browser to www.alpha-processor.com and check the Product Information list for Peripherals.

B.3 Alpha Products

Alpha Processor, Inc. maintains information about other Alpha products on their website. Point your browser to www.alpha-processor.com and check the Product Information list for Alpha products.

B.4 Documentation

B.4.1 Alpha Documentation

Title	Vendor
Alpha Architecture Reference Manual, Third Edition	Compaq Computer Corporation, Digital Press order# EQ-W938E-DP
Alpha Architecture Handbook, Version 4	Compaq Computer Corporation Digital Press order# EC-QD2KC-TE
AlphaPC 264DP Technical Reference Manual	Compaq Computer Corporation, Digital Press order# EC-RBODA-TE
<i>UP2000+ Quick Start Installation Guide</i> (51-0041)	Alpha Processor, Inc.
UP2000+ User Manual (51-0042)	Alpha Processor, Inc.
MACASE Chassis RFI Upgrade Kit Application Note (51-0038)	Alpha Processor, Inc.

B.4.2 Third Party Documentation

You can order the following associated documentation directly from the vendor.

Title	Vendor	
• PCI Local Bus Specification, Revision 2.1		
 PCI Multimedia Design Guide, Revision 1.0 	PCI Special Interest Group	
• PCI System Design Guide	U.S. 1-800-433-5177 International1-503-797-4207	
 PCI-to-PCI Bridge Architecture Specification, Revision 0 	FAX 1-503-234-6762	
 PCI BIOS Specification, Revision 2.1 		
Computer Architecture	John L. Hennessy and David A. Patterson, Morgan Kaufman Publishers, San Mateo, CA, 1990	

Index

Numerics	LED logic, 1-19
21272 core logic chipset	reset logic, 1-21 block diagram, 1-21, 1-23, 1-24
Cchip, 1-2	Alpha SRM Console
CSRs	command line interface, 2-3
register locations, 2-1	communication access, 2-3
space access, 1-3	firmware design, 2-2
Dchip, 1-2	firmware loading order, 2-3
description, 1-2	OS support, 2-3
Pchip, 1-2	shell, 2-3
	supported versions, 2-1
A	AlphaPC 264DP Technical Reference Manual, B-3
acronyms, x	
address	С
Cchip functions, 1-2	cache
CPU PCI address space, 3-3	Icache
CPU sysbus address space, 3-3	PCI clock logic, 1-8
Gpen4 register, 3-5	SROM code firmware design, 2-1
Gpen5 register, 3-5 Gpen6 register, 3-5	SROM code images, 2-1
I ² C memory address map, 1-24	Pchip functions, 1-4
I ² C system address map, 1-23	system bus functional description, 1-10
processor physical address mapping, 3-3	Cchip
TIGbus address mapping, 3-4	21272 core logic chipset, 1-2
Alpha Architecture Handbook, B-3	DMA requests, 1-3
Alpha Architecture Reference Manual, B-3	functions, 1-3
Alpha Diagnostics	functions supported, 1-3
functional description, 2-2	system interrupt control, 1-2
supported versions, 2-1	system port address decode, 1-3
tests, 2-2	UP2000+ control interface, 1-3 chipset
Alpha publications, B-3	Cchip, 1-2
Alpha Slot B Connector	Dchip, 1-2
description, 1-5	Pchip, 1-2
logic, 1-20	CLI
pinout, A-2	Alpha SRM Console, 2-3
size, 1-5	clock
specification, 1-5	internal processor clock, 1-6
thermal sensor signal, 1-15	block diagram, 1-7
Alpha Slot B Module	memory interface clock, 1-7
connector, 1-5	block diagram, 1-8
connector pinouts, A-2	PCI clock, 1-8
control interface, 1-3	block diagram, 1-9
data path to main memory, 1-3	

PCI clock speed, 1-6	D
real-time clock	Data conventions, ix
specification, 1-13	data path
reference and internal processor clock	Dchip functions, 1-2
speeds, 1-6	-
reference clock, 1-6	memory subsystem capacity, 1-4
system clock, 1-5	Dchip
block diagram, 1-7	21272 core logic chipset, 1-2
Computer Architecture, B-3	control, 1-3
configuration	CPU system bus capacity, 1-9
memory, 3-2	memory bus, 1-3
settings	PAD bus, 1-3
Gpen4 register, 3-5	Pchip interface, 1-3
connectors	system bus, 1-10
pinouts	system data bus, 1-3
Alpha Slot B Connector (J22, J23), A-2	transfer rates, 1-10
conventions, ix	Definitions, conventions, and references, ix
abbreviations, x	DIMM
addressing, x	configuration rules,1-4
reserved bits and signals, ix	memory subsystem, 1-4
_	supported configurations, 1-5
signal ranges, ix	DMA
units, x	data path, 1-3
CPU Cobin intenfered 1.2	requests, 1-3
Cchip interface, 1-3	specification, 1-13
data path, 1-3	DQM
Dchip functions, 1-2	configuration, 3-2
PCI	DIMM signals, 3-1
address space, 3-3	dual-processor system
transactions, 1-4	Alpha Slot B Module connection, 1-5
reference clock, 1-6	UP2000+, 1-2
speed	O1 2000 1, 1 2
logic block diagram, 1-15	
sysbus	E
address space, 3-3	EIDE
system bus capacity, 1-9	specification, 1-13
system clock frequency, 1-5	specification, 1-13
transfer rates, 1-10	
CPU bus	F
capacity, 1-3	FDD
CPU speed, 1-14	specification, 1-12
CSR	FIFO
Cchip access, 1-3	
SROM code firmware design, 2-1	buffer specification, 1-13
, , , , , , , , , , , , , , , , , , ,	firmware
	Alpha Diagnostics, 2-2
	loading order, 2-3
	memory auto detection, 3-1

supported versions, 2-1	SCSI controller, 1-15		
flash ROM	thermal sensor signal, 1-15		
SROM code access logic, 1-18	· ·		
FPGA	L		
I ² C protocol, 1-6	L		
PLL input parameters, 1-5	LED		
reset logic, 1-21	Alpha Slot B Module logic, 1-19		
functional block diagram, 1-2	LVD		
0	specification, 1-13		
G			
	M		
Gpen registers			
Gpen4, 3-5	MACASE Chassis RFI Upgrade Kit, B-3		
UP2000+ Motherboard configuration	manual		
jumper, 3-5	audience, viii		
Gpen5, 3-5	organization, viii		
primary Alpha Slot B Module, 3-5	scope, viii		
Gpen6, 3-5	memory		
secondary Alpha Slot B Module, 3-5	bandwidth, 3-1		
	bank arrangement,3-1		
I	bus		
ı	transfer rates, 1-10		
I/O bus	configuration, 3-2		
capacity, 1-3	options supported,1-5		
I/O space	rules, 1-4		
processor physical address mapping, 3-3	table, 3-3		
I^2C	control, 1-3		
PLL input value control, 1-6	Dchip		
TIG FPGA device, 1-6	bus, 1-3		
I ² C logic	data path,1-3		
address map	functions, 1-2		
memory, 1-24	DQM, 3-1		
system, 1-23	configuration, 3-2		
controller, 1-22	I ² C logic support, 1-24		
memory	memory bus, 1-3		
bus logic block diagram, 1-24	memory interface clock, 1-7		
system	PCI transactions, 1-4		
bus logic block diagram, 1-23	processor physical address mapping, 3-3		
thermal sensor, 1-22	size, 3-1		
input clock logic, 1-19	subsystem description, 1-4		
internal clock	system bus, 1-10		
processor clock determination, 1-6	capacity, 1-9		
Y-divider, 1-6	vendors, 3-2		
interrupt logic	memory bus		
block diagram, 1-16	Dchip and memory interface, 1-3		
map, 1-16			

0	primary bus, 1-11
on-board I/O	arbitration, 1-11
DMA specification, 1-13	configuration ID, 1-11
EIDE specification, 1-13	secondary bus, 1-12
-	arbitration, 1-12
FDD specification, 1-12	configuration ID, 1-12
FIFO buffer specification, 1-13	slots supported, 1-11
LVD specification, 1-13	target functions, 1-4
parallel specification, 1-12	PCI BIOS Specification, Revision 2.1, B-3
PCI-to-ISA bridge specification, 1-13	PCI Local Bus Specification, Revision 2.1, B-3
real-time clock specification, 1-13	PCI Multimedia Design Guide, Revision 1.0, B-3
SCSI controller block diagram, 1-14	PCI System Design Guide, B-3
serial specification, 1-12	PCI-to-PCI Bridge Architecture Specification,
specification, 1-12	Revision 0, B-3
USB specification, 1-13	PIO
operating system	data path, 1-3
supported OS, 2-1	PLL
OS support, 2-3	input frequency, 1-6
output clock logic, 1-19	memory interface clock, 1-7
	reference clock, 1-6
P	system clock frequency, 1-5
PAD bus	
Dchip and Pchip interface, 1-3	R
parallel I/O	
specification, 1-12	reference clock
Pchip	internal processor clock generation, 1-6
21272 core logic chipset, 1-2	related publications, B-3
control, 1-3	reset logic
data path, 1-3	Alpha Slot B Module, 1-21
Dchip interface, 1-3	reset logic block diagram, 1-21
functions, 1-4	system reset logic block diagram, 1-22
PCI	
clock, 1-8	S
interface, 1-11	
transfer rates, 1-10	SCSI
PCI	controller
address space, 3-3	block diagram, 1-14
buses, 1-4	interrupt logic, 1-15
clock, 1-8	SDRAM
I ² C logic support, 1-22	Dchip bus, 1-3
interface	serial I/O
clock, 1-11	specification, 1-12
Pchip functions, 1-2	shell
master functions, 1-4	Alpha SRM Console, 2-3
Pchip functions, 1-4	SROM code
PCI-to-ISA bridge specification, 1-13	access logic, 1-18
1 of to-tor bridge specification, 1-13	access module logic, 1-19

firmware applications, 2-1	U	
firmware functional description, 2-1	uni nuo coggon greatore	
firmware loading order, 2-3	uni-processor system	
PCI clock, 1-8	Alpha Slot B Module connection, 1-5	
supported versions, 2-1	UP2000+, 1-2	
sysbus	UP2000+	
address space, 3-3	21272 core logic chipset	
system	description, 1-2	
bus	Alpha Diagnostics, 2-2	
block diagram, 1-10	Alpha SRM Console, 2-2	
capacity of CPU buses, 1-10	components, viii	
clock speed, 1-9	Alpha Slot B Module, viii	
maximum bandwidth, 1-9	UP2000+ Motherboard, viii	
transfer rates, 1-10	CPU configuration, 1-5	
clock	dual-processor system, 1-2	
memory bandwidth, 3-1	firmware loading order, 2-3	
PLL logic control, 1-5	I ² C logic	
TIG FPGA logic, 1-5	memory address map, 1-24	
Y-divider, 1-6	memory bus block diagram, 1-24	
control interface, 1-3	system address map, 1-23	
interrupts	system bus block diagram, 1-23	
Cchip control, 1-2	memory	
port	configurations supported, 3-3	
CPU and Cchip interface, 1-3	specification, 3-1	
system data bus	on-board I/O	
Dchip to CPU interface, 1-3	SCSI controller block diagram, 1-14	
system port	SROM code firmware, 2-1	
Cchip system interface, 1-3	applications, 2-1	
Ccmp system interface, 1-3	supported firmware versions, 2-1	
	supported OS, 2-1	
T	system components, 1-1	
thermal sensor	system reset logic block diagram, 1-22	
Alpha Slot B Connector signals, 1-15	uni-processor system,1-2	
I ² C logic support, 1-22	UP2000+ Motherboard	
TIG	control interface, 1-3	
I ² C protocol, 1-6	memory	
interrupt logic, 1-15	configuration, 1-4	
PLL input parameters, 1-5	subsystem description, 1-4	
TIGbus	on-board I/O	
address mapping, 3-4	DMA, 1-13	
control, 1-3	EIDE, 1-13	
transfer rates	FDD, 1-12	
	FIFO buffer, 1-13	
CPUs and Dchips, 1-10	LVD, 1-13	
Dchips and SDRAM, 1-10 Pchips and Dchips, 1-10	parallel, 1-12	
r chips and Dehips, 1-10	PCI-to-ISA bridge, 1-13	
	real-time clock, 1-13	
	·	

serial, 1-12 specification, 1-12 USB, 1-13 UP2000+ Quick Start Installation Guide, B-3 UP2000+ User Manual, B-3 USB specification, 1-13 Υ

Y-divider CPU speed interrupt logic, 1-14 internal clock frequency, 1-6 system clock frequency, 1-6



Publication Evaluation Form

Please help us develop better manuals by sending us your comments on our publications. You can submit your comments on-line, send us E-mail, or print this evaluation form, complete it, and return it to:

Alpha Processor, Inc. 130C Baker Street Extension Concord, MA 01742

Phone: 978.318.1100 FAX: 978.371.3177 E-mail: customer.support@alpha-processor.com

Contents and Organization

Publication Name:	I	Agree	Disagree that the information I need is in this publication.	
	I	Agree	Disagree that it is easy to locate information in this publication.	
	I	Agree	Disagree that I am confident of the accuracy of this publication.	
	What I liked least about this publication is: What I like most about this publication is:			
	Information not provided in this publication that I would find useful is:			
	This publication would be easier to use if:			
	Otl	ner comm	ents:	
User Informa	tio	n (Opt	ional)	
		(-		
Name:			Company:	
Street Address:			Phone:	
City, State, Zip:			E-mail:	